RECEIVED
CENTRAL FAX CENTER

JUN 0 2 2004

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE OFFICIAL

First Named Applicant: Trelewicz		) Art Unit: 2122	
Serial No.: 09/693,090		) Examiner: Kiss	
Filed:	October 20, 2000	) BLD9-2000-0060-US2	
For:	COMPILER FOR ENABLING MULTIPLE SIGNED INDEPENDENT DATA ELEMENTS PER REGISTER	) June 2, 2004 ) 750 B STREET, Suite 31 ) San Diego, CA 92101 )	l <b>20</b>

## RESPONSE TO OFFICE ACTION

Commissioner of Patents and Trademarks Washington, DC 20231

Dear Sir:

In response to the Office Action dated March 25, 2004, please amend the above-captioned patent application as follows. Correct an informality on the top of page 4 and amend the claims as indicated.

1169-6.AMD

ROGITZ&ASSOCIATES

05/02/2004 15:04

6193388078

PAGE 02

CASE NO.: BLD9-2000-0060-US2

Serial No.: 09/693,090

June 2, 2004

Page 2

Filed: October 20, 2000

Accordingly, a general purpose computer includes a compiler receiving higher-level code and outputting lower-level code to enable a processor to simultaneously process multiple multi-bit data elements in a single register. The logic of the lower-level code that is output by the compiler includes establishing at least first and second signed, multi-bit data elements in at least a first register, and simultaneously processing the elements. The precision for these packed elements determines their packing configuration. In this disclosure, "input precision" is used to reference the initial precision of individual data elements prior to after simultaneous operation, while "output precision" is used to reference the final maximum precision of individual data elements prior to simultaneous operations have been completed.

1169-6-AMD